ciflow/xpu/194864: [inductor] Use Inline ASM HOP in MXFP8 nested reduction test
- PyTorch: 2309 events in the last 90 days
- PyTorch: 2279th Release in the last 90 days
- Previous: earlier the same day · trunk/949e0b9476ebd83c5f6db7ce40a4b36f79b43e49: Drop unused includes in aten (#194960)
What happened
The MXFP8 nested-reduction test directly called the private cvt_e8m0_rceil prim, whose lowering only supports NVIDIA SM100+. This made the test fail on XPU and expanded the proposed fix into an unnecessary cross-device lowering. Use Inline ASM HOP on CUDA and ordinary tensor bit operations on XPU. This keeps the direct prim unchanged while exercising the same fused nested-reduction kernel on both backends. Test Plan…
Summary assembled by rule from the sources below