XLS: Accelerated HW Synthesis

What happened

XLS implements a High Level Synthesis toolchain that produces synthesizable designs (Verilog and SystemVerilog) from flexible, high-level descriptions of functionality. It is Apache 2 licensed.

Summary assembled by rule from the sources below

Sources