XLS: Accelerated HW Synthesis

发生了什么

XLS implements a High Level Synthesis toolchain that produces synthesizable designs (Verilog and SystemVerilog) from flexible, high-level descriptions of functionality. It is Apache 2 licensed.

摘要按规则整理自下方来源原文

来源